




FP7 Coordination and Support Action to fund 50 technology transfer projects (TTP) in computing systems. This project has received funding from the European Union's Seventh Framework Programme for research, technological development and demonstration under grant agreement n° 609491.

## Power aware multicore software mapping


Gereon Onnebrink, Rainer Leupers, RWTH Aachen University, Germany  
Weihsia Sheng, Silexica Software Solutions GmbH, Germany

### TTP Problem

Electronic System Level (ESL) Simulations




SLX Mapper by Silexica




### TTP Solution

Calibration-based Power Estimation using measured Reference Power Traces




performance optimized mapping




Heuristic: Computational Segment Diffusion


performance and power balanced



Timing Mismatch / Offset Correction




scaling & sample rate reduction



### TTP Impact

ESL Power estimation




ESL Virtual Platforms used for verification of performance and power optimized SW task mapping


SW Tasks



SLX Mapper from Silexica



SW Task Mapping



### TTP Facts

Contact: Rainer Leupers  
E-mail: leupers@ice.rwth-aachen.de  
TETRA COM contribution: 25000 €  
Duration: 01/09/2015-29/02/2016

